

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/682,131	07/25/2001	Shohhei Fujio	JP920000229	JP920000229 2739	
24241	7590 07/16/2002				
IBM MICROELECTRONICS INTELLECTUAL PROPERTY LAW 1000 RIVER STREET			EXAMINER		
			CHU, CHRIS C		
972 E ESSEX JUNCTION, VT 05452			ART UNIT	PAPER NUMBER	
ESSEN JOIN	31101., 11 33 132		2815		
			DATE MAILED: 07/16/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

			. /				
	Application No.	Applicant(s)	W				
	09/682,131	FUJIO ET AL.	1				
Office Action Summary	Examiner	Art Unit					
	Chris C. Chu	2815					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPL'THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute  - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	36(a). In no event, however, may a reply be y within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fro c, cause the application to become ABANDON	timely filed  ays will be considered timely in the mailing date of this co NED (35 U.S.C. § 133).					
1) Responsive to communication(s) filed on 23 /	<u> April 2002</u> .						
2a)⊠ This action is <b>FINAL</b> . 2b)□ Th	is action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  Disposition of Claims							
· _	an.						
<ul> <li>4)⊠ Claim(s) 1 - 11 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> </ul>							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1 - 11</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examiner.							
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) △ Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119	(a)-(d) or (f).					
a)⊠ All b)□ Some * c)□ None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
<ul> <li>a) ☐ The translation of the foreign language pro</li> <li>15)☐ Acknowledgment is made of a claim for domest</li> </ul>	• •						
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 3	4) Interview Summa 5) Notice of Informa 6) Other:						

Art Unit: 2815

#### **DETAILED ACTION**

# Response to Amendment

1. Applicant's amendment filed on April 23, 2002 has been received and entered in the case.

# Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims  $1 \sim 8$ , 10 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Garbelli et al.

Regarding claim 1, Garbelli et al. discloses in Fig. 5 and column 4, lines  $25 \sim 33$  a semiconductor integrated circuit device comprising:

- a die (110 in Fig. 3) connected to a ground lead (the end of 326) and a power lead (the end of 328);
- a ground plane (342) connected to the ground lead;
- an electrically insulating layer (312) between said die and said ground plane;

Art Unit: 2815

- a decoupling capacitor (510) having a first end and a second end, the first end connected to the ground lead and the second end connected to the power lead; and

- an encapsulating material (160 in Fig. 1) for encapsulating the die, the ground plane, and the decoupling capacitor.

Regarding claim 2, Garbelli et al. discloses in Fig. 5 and column 4, lines  $5 \sim 7$  said ground plane being adjacent a first plane of a printed circuit board for mounting electronic parts.

Regarding claim 3, Garbelli et al. discloses in Figs. 3 and 5 said ground plane (342) extending in two dimensions beyond the edges of said die.

Regarding claim 4, note Fig. 5 of Garbelli et al., where he/she shows wherein an intrapackage wiring substrate comprising wirings (520, 530, etc.) for a connecting path between the ground and power leads and bonding pads (216) of the die (110 in Fig. 3) is disposed between the die (110 in Fig. 3) and the ground plane (342), and the decoupling capacitor (510) is connected to the ground plane (342) at one end and the power line (344) of the intra-package wiring substrate at the other end (see Fig. 5).

Regarding claim 5, note Fig. 5 of Garbelli et al., where he/she shows wherein the portion of the encapsulating material (160 in Fig. 1) for inserting the power lead (under 328) is connected to a power supply bonding pad of the die (110 in Fig. 3) through a bonding wire at the die-side end (see Fig. 5), and the first end of the decoupling capacitor (510) is connected to the ground plane (342) and the second end of the decoupling capacitor (510) is connected to the specified location of said portion for inserting the power lead (see Fig. 5).

Application/Control Number: 09/682,131 Page 4

Art Unit: 2815

Regarding claim 6, note Fig. 5 of Garbelli et al., where he/she shows wherein the specified location of the portion for inserting the power lead to which the decoupling capacitor (510) is connected is the die-side end of the portion for inserting the power lead (see Fig. 5).

Regarding claim 7, note Fig. 5 of Garbelli et al., where he/she shows wherein the ground plane (342) is connected to the die-side end of the portion for inserting the power lead into the encapsulating material (see Fig. 5).

Regarding claim 8, since Garbelli et al. does not limit the encapsulating and the layer between the die and the ground plane (or a substrate) to any particular or specific material, his/her disclosure encompasses all well known materials for the encapsulating and the layer between the die and the ground plane (or the substrate) including the layer between the die and the ground plane (or the substrate) having a lower dielectric constant than the dielectric constant of the encapsulating material.

Regarding claim 10, Garbelli et al. discloses an electronic apparatus or control apparatus comprising a semiconductor integrated circuit device according to Claim 1 (read column 1, lines  $6 \sim 28$ ). See reject of claim 1.

Regarding claim 11, Garbelli et al. discloses in column 4, lines  $25 \sim 33$  the electrically insulating layer comprising one of air, encapsulating material or bonding material.

## Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Page 5

Application/Control Number: 09/682,131

Art Unit: 2815

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Garbelli et al. in view of Hernandez et al.

Garbelli et al. discloses the claimed invention except an external decoupling capacitor provided on the printed circuit electrically connected in parallel with the decoupling capacitor of the semiconductor integrated circuit device. However, Hernandez et al. discloses an external decoupling capacitor (60) provided on the printed circuit (68 and see Fig. 10B) electrically connected in parallel with the decoupling capacitor of the semiconductor integrated circuit device. Thus, it would have been obvious to one of ordinary skill in the art at the time when the invention was made to modify Garbelli et al. by including an external decoupling capacitor provided on the printed circuit electrically connected in parallel with the decoupling capacitor of the semiconductor integrated circuit device as taught by Hernandez et al. The ordinary artisan would have been motivated to modify Garbelli et al. in the manner described above for at least the purpose of lower decoupling loop (read column 2, lines 68).

# Response to Arguments

6. Applicant's arguments filed on April 23, 2002 have been fully considered but they are not persuasive.

Art Unit: 2815

Applicant's argues "Garbelli et al. neither anticipate nor suggest Applicant' claim 1, as amended. As shown in Fig. 3 of Garbelli et al., Garbelli et al. teach conductive pads 212-218 adjacent chip 110, conductive holes 326, 328 through substrate 310 and connected to conductive pads 212-218, and conductive pads 336, 338 connected to conductive holes 326, 328 and adjacent an outer surface of substrate 310. A loop current created in package 300 of Garbelli et al. would result in electromagnetic fields having multiple electrical paths, such as pad 216-conductive pad 326-conductive pad 336, to <u>radiate out of</u> package 300."

Applicant's arguments against Garbelli et al. are not deem to be persuasive since they are directed to how the claimed invention is intended to function rather than pointing out how the claimed invention structurally distinguish from the reference. Further, Garbelli et al. anticipate Applicant' claim 1, as amended (see above paragraph three).

For the above reasons the rejection is maintained.

#### Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2815

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chris C. Chu whose telephone number is (703) 305-6194. The examiner can normally be reached on M-F (10:30 - 7:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7382 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Chris C. Chu Examiner Art Unit 2815

c.c. July 12, 2002

EDDIE LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800